From 341084662cbe8ca649cf2d168d6fbf300ec067d3 Mon Sep 17 00:00:00 2001 From: Francis Rowe Date: Thu, 9 Apr 2015 00:38:59 +0100 Subject: docs/tasks.html: Better categorization between intel/amd/arm --- docs/tasks.html | 108 ++++++++++++++++++++++++++++++-------------------------- 1 file changed, 57 insertions(+), 51 deletions(-) (limited to 'docs/tasks.html') diff --git a/docs/tasks.html b/docs/tasks.html index 0e92771b..75949eb2 100644 --- a/docs/tasks.html +++ b/docs/tasks.html @@ -48,68 +48,74 @@ HP Pavillion 1035DX (same chipset as G505S. See notes above)
  • - add roda rk9 support (contact nico to ask for more details about hw). - This is GM45 but these machines do not have a descriptor (no ME), should be easy + Thinkpad E135 and Thinkpad E145 - port to coreboot. Apparently, the CPU used is based on the E350 (zacate) + CPU used is the ASrock E350M1 which is in coreboot, and already a libreboot candidate. + Blob situation is unknown, though it will probably rely on AGESA if ported and will probably need SMU firmware + or Video BIOS (which must be replaced). It is unknown what other blobs may exist when ported, and whether + or not this system will work reliably without the CPU microcode updates.
  • - + F2A85-M and E350M1 (libreboot_*_headless.rom). Test openatom (video BIOS replacement). SMU firmware is a problem. XHCI firmware is a problem. +
    • +
  • + TODO: Add ARM candidates here (the above systems are all AMD).
    • +
  • This list needs to expand!
  • - ThinkPad R500: http://projects.mtjm.eu/work_packages/43 -
    • -
  • - ThinkPad W500: they all use switchable graphics (ATI+Intel), the native init code in coreboot (for Intel) - needs to disable the ATI chip and use Intel (this isn't done yet) -
    • -
  • - port acer aspire 5738 to coreboot (gm45)? (and then libreboot). EC is the main blocker (no support in coreboot yet). - ME isn't an issue, because its GM45 so it could be removed (it looks like this machine might also be shipped in - non-descriptor mode by default, like the roda rk9). - Search jv50 block diagram filetype:pdf for schematics. - (jv50 is written on the board); noone seems to have found any documentation for the EC chip, but - maybe it could be sufficiently reverse engineered via serialice and ectool. -
    • -
  • - Thinkpad E135 and Thinkpad E145 - port to coreboot. Apparently, the CPU used is based on the E350 (zacate) - CPU used is the ASrock E350M1 which is in coreboot, and already a libreboot candidate. - Blob situation is unknown, though it will probably rely on AGESA if ported and will probably need SMU firmware - or Video BIOS (which must be replaced). It is unknown what other blobs may exist when ported, and whether - or not this system will work reliably without the CPU microcode updates. + That doesn't mean Intel is off the table just yet:
    • -
  • - T400S and X301. These both seem to be GS45. X301 uses only the low-performance mode CPUs, so raminit - is the main blocker there. They both probably use WSON-8 flash chips. -
    • -
  • - Add proper GS45 raminit for enabling all X200S and X200 Tablets to work properly. (maybe other machines) - See hcl/x200.html#x200s_raminit -
    • -
  • - ThinkPad X201 - ME ignition is an issue. 30min reset watchdog for ME is an issue. Might be possible to disable watchdog in the flash descriptor - (soft straps) - sgsit in the libreboot or coreboot IRC channel is interested in this. -
    • -
  • - T410S is supported but not yet merged. This uses the same chipset as the X201. - http://review.coreboot.org/#/c/7975/ - has the patch. This should be tested by someone and should ideally be merged in coreboot. pecg has one. help him. -
    • -
  • - This page contains a list of basically every thinkpad that would ever be a candidate for libreboot: - http://psref.lenovo.com/WithdrawnBook - - take a look at this PDF. -
    • -
  • - F2A85-M and E350M1 (libreboot_*_headless.rom). Test openatom (video BIOS replacement). SMU firmware is a problem. XHCI firmware is a problem. -
    • -- cgit v1.2.3-70-g09d2