aboutsummaryrefslogtreecommitdiff
path: root/resources/libreboot/patch/kgpe-d16/0116-northbridge-amd-amdfam10-Fix-gart-setup-not-working-.patch
diff options
context:
space:
mode:
authorFrancis Rowe <info@gluglug.org.uk>2016-01-02 22:10:32 +0000
committerFrancis Rowe <info@gluglug.org.uk>2016-01-04 20:28:39 +0000
commitd1f408f3725aa02bc1d76c4c6aadb4697bd073c0 (patch)
tree7eed036543ae1f8c57b56825880a722a8efbedf1 /resources/libreboot/patch/kgpe-d16/0116-northbridge-amd-amdfam10-Fix-gart-setup-not-working-.patch
parent91aec7e72005dcda72d19f2d024a02d8c0f86590 (diff)
downloadlibrebootfr-d1f408f3725aa02bc1d76c4c6aadb4697bd073c0.tar.gz
librebootfr-d1f408f3725aa02bc1d76c4c6aadb4697bd073c0.zip
Use different coreboot revisions and patches per board
The release archives will be bigger, but this is a necessary change that makes libreboot development easier. At present, there are boards maintained in libreboot by different people. By doing it this way, that becomes much easier. This is in contrast to the present situation, where a change to one board potentially affects all other boards, especially when updating to a new version of coreboot. Coreboot-libre scripts, download scripts, build scripts - everything. The entire build system has been modified to reflect this change of development. For reasons of consistency, cbfstool and nvramtool are no longer included in the util archives.
Diffstat (limited to 'resources/libreboot/patch/kgpe-d16/0116-northbridge-amd-amdfam10-Fix-gart-setup-not-working-.patch')
-rw-r--r--resources/libreboot/patch/kgpe-d16/0116-northbridge-amd-amdfam10-Fix-gart-setup-not-working-.patch96
1 files changed, 0 insertions, 96 deletions
diff --git a/resources/libreboot/patch/kgpe-d16/0116-northbridge-amd-amdfam10-Fix-gart-setup-not-working-.patch b/resources/libreboot/patch/kgpe-d16/0116-northbridge-amd-amdfam10-Fix-gart-setup-not-working-.patch
deleted file mode 100644
index 9650d95a..00000000
--- a/resources/libreboot/patch/kgpe-d16/0116-northbridge-amd-amdfam10-Fix-gart-setup-not-working-.patch
+++ /dev/null
@@ -1,96 +0,0 @@
-From 251ec37bd76462397fbda9d644c665720e5c4a2d Mon Sep 17 00:00:00 2001
-From: Timothy Pearson <tpearson@raptorengineeringinc.com>
-Date: Tue, 11 Aug 2015 17:52:31 -0500
-Subject: [PATCH 116/143] northbridge/amd/amdfam10: Fix gart setup not working
- on Family 15h processors
-
-Change-Id: Ib78620c30502df6add9cc2ea1dbd4fb6dc89203e
-Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
----
- src/northbridge/amd/amdfam10/misc_control.c | 34 ++++++++++++++++++++-------
- 1 file changed, 26 insertions(+), 8 deletions(-)
-
-diff --git a/src/northbridge/amd/amdfam10/misc_control.c b/src/northbridge/amd/amdfam10/misc_control.c
-index 1df570c..4b62c69 100644
---- a/src/northbridge/amd/amdfam10/misc_control.c
-+++ b/src/northbridge/amd/amdfam10/misc_control.c
-@@ -77,7 +77,7 @@ static void mcf3_read_resources(device_t dev)
- }
- }
-
--static void set_agp_aperture(device_t dev)
-+static void set_agp_aperture(device_t dev, uint32_t pci_id)
- {
- struct resource *resource;
-
-@@ -97,7 +97,7 @@ static void set_agp_aperture(device_t dev)
-
- /* Update the other northbriges */
- pdev = 0;
-- while((pdev = dev_find_device(PCI_VENDOR_ID_AMD, 0x1203, pdev))) {
-+ while ((pdev = dev_find_device(PCI_VENDOR_ID_AMD, pci_id, pdev))) {
- /* Store the GART size but don't enable it */
- pci_write_config32(pdev, 0x90, gart_acr);
-
-@@ -113,10 +113,19 @@ static void set_agp_aperture(device_t dev)
- }
- }
-
--static void mcf3_set_resources(device_t dev)
-+static void mcf3_set_resources_fam10h(device_t dev)
- {
- /* Set the gart apeture */
-- set_agp_aperture(dev);
-+ set_agp_aperture(dev, 0x1203);
-+
-+ /* Set the generic PCI resources */
-+ pci_dev_set_resources(dev);
-+}
-+
-+static void mcf3_set_resources_fam15h(device_t dev)
-+{
-+ /* Set the gart apeture */
-+ set_agp_aperture(dev, 0x1603);
-
- /* Set the generic PCI resources */
- pci_dev_set_resources(dev);
-@@ -155,9 +164,18 @@ static void misc_control_init(struct device *dev)
- }
-
-
--static struct device_operations mcf3_ops = {
-+static struct device_operations mcf3_ops_fam10h = {
-+ .read_resources = mcf3_read_resources,
-+ .set_resources = mcf3_set_resources_fam10h,
-+ .enable_resources = pci_dev_enable_resources,
-+ .init = misc_control_init,
-+ .scan_bus = 0,
-+ .ops_pci = 0,
-+};
-+
-+static struct device_operations mcf3_ops_fam15h = {
- .read_resources = mcf3_read_resources,
-- .set_resources = mcf3_set_resources,
-+ .set_resources = mcf3_set_resources_fam15h,
- .enable_resources = pci_dev_enable_resources,
- .init = misc_control_init,
- .scan_bus = 0,
-@@ -165,13 +183,13 @@ static struct device_operations mcf3_ops = {
- };
-
- static const struct pci_driver mcf3_driver __pci_driver = {
-- .ops = &mcf3_ops,
-+ .ops = &mcf3_ops_fam10h,
- .vendor = PCI_VENDOR_ID_AMD,
- .device = 0x1203,
- };
-
- static const struct pci_driver mcf3_driver_fam15 __pci_driver = {
-- .ops = &mcf3_ops,
-+ .ops = &mcf3_ops_fam15h,
- .vendor = PCI_VENDOR_ID_AMD,
- .device = 0x1603,
- };
---
-1.7.9.5
-