aboutsummaryrefslogtreecommitdiff
path: root/resources/libreboot/patch/kgpe-d16/0121-southbridge-amd-sb700-Fix-drifting-system-clock.patch
diff options
context:
space:
mode:
Diffstat (limited to 'resources/libreboot/patch/kgpe-d16/0121-southbridge-amd-sb700-Fix-drifting-system-clock.patch')
-rw-r--r--resources/libreboot/patch/kgpe-d16/0121-southbridge-amd-sb700-Fix-drifting-system-clock.patch45
1 files changed, 45 insertions, 0 deletions
diff --git a/resources/libreboot/patch/kgpe-d16/0121-southbridge-amd-sb700-Fix-drifting-system-clock.patch b/resources/libreboot/patch/kgpe-d16/0121-southbridge-amd-sb700-Fix-drifting-system-clock.patch
new file mode 100644
index 00000000..996ac031
--- /dev/null
+++ b/resources/libreboot/patch/kgpe-d16/0121-southbridge-amd-sb700-Fix-drifting-system-clock.patch
@@ -0,0 +1,45 @@
+From 4042f73651a2f55642357c98c0476db2a01af830 Mon Sep 17 00:00:00 2001
+From: Timothy Pearson <kb9vqf@pearsoncomputing.net>
+Date: Fri, 28 Aug 2015 15:31:31 -0500
+Subject: [PATCH 121/146] southbridge/amd/sb700: Fix drifting system clock
+
+---
+ src/southbridge/amd/sb700/early_setup.c | 14 +++++++++++---
+ 1 file changed, 11 insertions(+), 3 deletions(-)
+
+diff --git a/src/southbridge/amd/sb700/early_setup.c b/src/southbridge/amd/sb700/early_setup.c
+index 1f92a4e..f98e5c7 100644
+--- a/src/southbridge/amd/sb700/early_setup.c
++++ b/src/southbridge/amd/sb700/early_setup.c
+@@ -431,10 +431,10 @@ static void sb700_devices_por_init(void)
+
+ /* Configure HPET Counter CLK period */
+ byte = pci_read_config8(dev, 0x43);
+- byte &= 0xF7; /* unhide HPET regs */
++ byte &= 0xF7; /* Unhide HPET regs */
+ pci_write_config8(dev, 0x43, byte);
+- pci_write_config32(dev, 0x34, 0x0429B17E ); /* Counter CLK period */
+- byte |= 0x08; /* hide HPET regs */
++ pci_write_config32(dev, 0x34, 0xb0); /* HPET_CNTRL = 0xb0 */
++ byte |= 0x08; /* Hide HPET regs */
+ pci_write_config8(dev, 0x43, byte);
+
+ /* Features Enable */
+@@ -669,6 +669,14 @@ static void sb700_pmio_por_init(void)
+ byte = pmio_read(0xbb);
+ byte |= 0xc0;
+ pmio_write(0xbb, byte);
++
++#if CONFIG_SOUTHBRIDGE_AMD_SUBTYPE_SP5100
++ /* Work around system clock drift issues */
++ byte = pmio_read(0xd4);
++ byte |= 0x1 << 6; /* Enable alternate 14MHz clock source */
++ byte |= 0x1 << 7; /* Disable 25MHz oscillator buffer */
++ pmio_write(0xd4, byte);
++#endif
+ }
+
+ /*
+--
+1.7.9.5
+