aboutsummaryrefslogtreecommitdiff
path: root/projects/coreboot
Commit message (Collapse)AuthorAgeFilesLines
...
* Update Coreboot config for board kcma-d8Andrew Robbins2018-01-181-2/+2
| | | | This config was updated using Coreboot's 'oldconfig' make target.
* Update Coreboot config for board ga-g41m-es2lAndrew Robbins2018-01-181-2/+1
| | | | This config was updated using Coreboot's 'oldconfig' make target.
* Update Coreboot config for board d945gclfAndrew Robbins2018-01-181-2/+2
| | | | This config was updated using Coreboot's 'oldconfig' make target.
* Update Coreboot config for board d510moAndrew Robbins2018-01-181-2/+2
| | | | This config was updated using Coreboot's 'oldconfig' make target.
* Bump Coreboot revision to pull in X200 dock patchAndrew Robbins2018-01-181-1/+1
|
* Change default Libreboot MAC addressAndrew Robbins2018-01-161-1/+1
| | | | | | | | | | This only affects the GM45-based systems (e.g., X200, T400, etcetera) and GA-G41M-ES2L board as they require an MAC address hardcoded into the ROM for their integrated NIC to function. The new default MAC address is now '00:4c:69:62:72:65' (Libre). Credit goes to specing from the #libreboot IRC channel for coming up with it.
* Update Coreboot config for board x60Andrew Robbins2018-01-141-103/+210
| | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * VGA_TEXT_FRAMEBUFFER=y * UART_PCI_ADDR=0x0
* Update Coreboot config for board x200_8mbAndrew Robbins2018-01-141-62/+147
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_8m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board x200_4mbAndrew Robbins2018-01-141-62/+147
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_4m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board x200_16mbAndrew Robbins2018-01-141-62/+147
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_16m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board w500_8mbAndrew Robbins2018-01-141-74/+156
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_8m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board w500_4mbAndrew Robbins2018-01-141-74/+156
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_4m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board w500_16mbAndrew Robbins2018-01-141-74/+156
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_16m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board t60Andrew Robbins2018-01-141-101/+208
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * VGA_TEXT_FRAMEBUFFER=y * UART_PCI_ADDR=0x0 Previously configured options which were changed with this commit: * LOCALVERSION=""
* Update Coreboot config for board t500_8mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_8m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board t500_4mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_4m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board t500_16mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_16m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board t400_8mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_8m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board t400_4mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_4m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board t400_16mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_16m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board r400_8mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_8m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board r400_4mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_4m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board r400_16mbAndrew Robbins2018-01-141-73/+155
| | | | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * H8_BEEP_ON_DEATH=y * H8_FLASH_LEDS_ON_DEATH=y * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_16m.bin" * VGA_TEXT_FRAMEBUFFER=y The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board qemu_q35_ich9Andrew Robbins2018-01-141-94/+183
| | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * HAVE_IFD_BIN=y * IFD_BIN_PATH="$(obj)/../ich9gen/ich9fdgbe_8m.bin" * VGA_TEXT_FRAMEBUFFER=y * UART_PCI_ADDR=0x0 The Intel Firmware Descriptor (IFD) will be generated by ich9gen in Libreboot's new build system.
* Update Coreboot config for board qemu_i440fx_piix4Andrew Robbins2018-01-141-89/+167
| | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * VGA_TEXT_FRAMEBUFFER=y * UART_PCI_ADDR=0x0
* Update Coreboot config for board macbook2,1Andrew Robbins2018-01-141-101/+201
| | | | | | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * VGA_TEXT_FRAMEBUFFER=y * UART_PCI_ADDR=0x0 Previously configured options which were changed with this commit: * LOCALVERSION=""
* Update Coreboot config for board kgpe-d16Andrew Robbins2018-01-141-71/+146
| | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * SOUTHBRIDGE_AMD_SB700_33MHZ_SPI=y * UART_PCI_ADDR=0x0
* Update Coreboot config for board kfsn4-dreAndrew Robbins2018-01-141-87/+173
| | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * VGA_TEXT_FRAMEBUFFER=y * UART_PCI_ADDR=0x0
* Update Coreboot config for board kcma-d8Andrew Robbins2018-01-141-70/+143
| | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * SOUTHBRIDGE_AMD_SB700_33MHZ_SPI=y * UART_PCI_ADDR=0x0
* Update Coreboot config for board ga-g41m-es2lAndrew Robbins2018-01-141-72/+160
| | | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * VGA_TEXT_FRAMEBUFFER=y * REALTEK_8168_MACADDRESS="00:f5:f0:40:71:fe"
* Update Coreboot config for board d945gclfAndrew Robbins2018-01-121-77/+152
| | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y
* Update Coreboot config for board d510moAndrew Robbins2018-01-121-95/+217
| | | | | | | | | | This config was updated using Coreboot's 'oldconfig' make target. New configuration options enabled with this commit: * ENABLE_VMX=y * SET_VMX_LOCK_BIT=y * UART_PCI_ADDR=0x0
* Delete board-specific Coreboot revision filesAndrew Robbins2017-12-2226-26/+0
| | | | | | | Testing needs to be done on the revision specified at 'projects/coreboot/configs/revision', thus all board-specific revision files should be removed in order to avoid checking out an older commit in the meantime.
* Delete obsolete Coreboot patch from treeAndrew Robbins2017-12-221-27/+0
|
* Update Coreboot patch for removing git submodulesAndrew Robbins2017-12-221-26/+24
| | | | | | | This is an update to Paul Kocialkowski's previous patch. Only an absolute minimum of changes were made over those of Paul's in order for it to apply, successfully, hence keeping Paul as the author of the patch.
* Bump Coreboot revision to current upstream HEADAndrew Robbins2017-12-211-1/+1
|
* Update 'projects/coreboot/configs/seabios/w500_8mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/w500_4mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/w500_16mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/t500_8mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/t500_4mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/t500_16mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/t400_8mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/t400_4mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/t400_16mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/r400_8mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/r400_4mb/config'CoreShoe2017-12-051-1/+1
|
* Update 'projects/coreboot/configs/seabios/r400_16mb/config'CoreShoe2017-12-051-1/+1
|
* Remove unnecessary spaces in command substitutionsAndrew Robbins2017-10-281-6/+6
| | | | | | | | | This is likely one of the very last changes necessary to make the Libreboot build system more cohesive in appearance. Hopefully from this point forward it won't be as readily apparent as to who wrote which parts of the build system (i.e. won't look like a patchwork quilt any longer).
* Add SeaBIOS target to Coreboot targets fileAndrew Robbins2017-10-011-0/+1
|