aboutsummaryrefslogtreecommitdiff
path: root/projects
Commit message (Collapse)AuthorAgeFilesLines
...
* Create Coreboot Depthcharge target for Nyan BlazeAndrew Robbins2018-10-294-0/+4
| | | | | | | Nyan Blaze ROMs are built with Depthcharge as the default payload, e.g.: './libreboot build coreboot nyan blaze corebootfb 4mb depthcharge'
* Create 4,16MiB Coreboot configs/targets for Nyan BlazeAndrew Robbins2018-10-294-0/+12
| | | | | | | | | | | | | | 4MiB flash is the default for this board. A 16MiB config is included for those looking to modify their board with a larger flash chip. Also, corebootfb is the only display mode available for this board; as such, inclusion of the corebootfb subtarget serves only to explicitly indicate the display mode when packaging ROMs upon release. Nyan Blaze Coreboot ROMs can be built with, e.g.: './libreboot build coreboot nyan blaze corebootfb 4mb'
* Create Coreboot Depthcharge target for Nyan BigAndrew Robbins2018-10-294-0/+4
| | | | | | Nyan Big ROMs are built with Depthcharge as its default payload, e.g.: './libreboot build coreboot nyan big corebootfb 4mb depthcharge'
* Create 4,16MiB Coreboot configs/targets for Nyan BigAndrew Robbins2018-10-294-0/+12
| | | | | | | | | | | | | | 4MiB flash is the default for this board. A 16MiB config is included for those looking to modify their board with a larger flash chip. Also, corebootfb is the only display mode available for this board; as such, inclusion of the corebootfb subtarget serves only to explicitly indicate the display mode when packaging ROMs upon release. Nyan Big Coreboot ROMs can be built with, e.g.: './libreboot build coreboot nyan big corebootfb 4mb'
* Add targets file for Nyan Depthcharge targetAndrew Robbins2018-10-291-0/+2
| | | | | Necessary to build Depthcharge for Nyan Big and Nyan Blaze with their respective defconfig.
* Enable additional options in Nyan Blaze configAndrew Robbins2018-10-251-2/+2
| | | | | | Options updated (with new values): CONFIG_VBOOT_FWID_VERSION="$(KERNELVERSION)" # CONFIG_GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC is not set
* Update Nyan Blaze Coreboot configAndrew Robbins2018-10-251-2/+726
| | | | | Config updated using 'olddefconfig' make target with revision located at "projects/coreboot/configs/revision"
* Enable additional options in Nyan Big configAndrew Robbins2018-10-251-3/+3
| | | | | | | Options updated (with new values): CONFIG_VBOOT_FWID_VERSION="$(KERNELVERSION)" CONFIG_GBB_FLAG_ENABLE_ALTERNATE_OS=y CONFIG_GBB_FLAG_FORCE_DEV_SWITCH_ON=y
* Update Nyan Big Coreboot configAndrew Robbins2018-10-251-2/+731
| | | | | Config updated using 'olddefconfig' make target with revision located at "projects/coreboot/configs/revision"
* Enable additional options in Veyron Mickey configAndrew Robbins2018-10-251-4/+4
| | | | | | | | Options updated (with new values): CONFIG_COMPRESS_RAMSTAGE=y CONFIG_VBOOT_FWID_VERSION="$(KERNELVERSION)" CONFIG_GBB_FLAG_ENABLE_ALTERNATE_OS=y CONFIG_GBB_FLAG_FORCE_DEV_SWITCH_ON=y
* Update Veyron Mickey Coreboot configAndrew Robbins2018-10-251-0/+710
| | | | | Config updated using 'olddefconfig' make target with revision located at "projects/coreboot/configs/revision"
* Enable additional options in Veyron Jerry configAndrew Robbins2018-10-251-3/+3
| | | | | | | Options updated (with new values): CONFIG_COMPRESS_RAMSTAGE=y CONFIG_VBOOT_FWID_VERSION="$(KERNELVERSION)" # CONFIG_GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC is not set
* Update Veyron Jerry Coreboot configAndrew Robbins2018-10-251-2/+722
| | | | | Config updated using 'olddefconfig' make target with revision located at "projects/coreboot/configs/revision"
* Enable additional options in Veyron Speedy configAndrew Robbins2018-10-251-4/+4
| | | | | | | | Options updated (with new values): CONFIG_COMPRESS_RAMSTAGE=y CONFIG_VBOOT_FWID_VERSION="$(KERNELVERSION)" CONFIG_GBB_FLAG_ENABLE_ALTERNATE_OS=y CONFIG_GBB_FLAG_FORCE_DEV_SWITCH_ON=y
* Update Veyron Speedy Coreboot configAndrew Robbins2018-10-251-2/+727
| | | | | Config updated using 'olddefconfig' make target with revision located at "projects/coreboot/configs/revision"
* Enable additional options in Veyron Minnie configAndrew Robbins2018-10-251-4/+4
| | | | | | | | Options updated (with new values): CONFIG_COMPRESS_RAMSTAGE=y CONFIG_VBOOT_FWID_VERSION="$(KERNELVERSION)" CONFIG_GBB_FLAG_ENABLE_ALTERNATE_OS=y CONFIG_GBB_FLAG_FORCE_DEV_SWITCH_ON=y
* Update Veyron Minnie Coreboot configAndrew Robbins2018-10-251-2/+727
| | | | | Config updated using 'olddefconfig' make target with revision located at "projects/coreboot/configs/revision"
* Create SeaBIOS/GRUB targets for D510MO CorebootAndrew Robbins2018-10-226-0/+8
| | | | | | | D510MO ROMs can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot d510mo textmode 1mb seabios'
* Create 1,16MiB Coreboot configs/targets for D510MOAndrew Robbins2018-10-224-0/+12
| | | | | | | | | | | | | | 1MiB flash is the default for this board. A 16MiB config is included for those looking to modify their board with a larger flash chip. Also, text mode is the only display mode available for this board; as such, inclusion of the textmode subtarget serves only to explicitly indicate the display mode when packaging ROMs upon release. D510MO Coreboot ROMs can be built with, e.g.: './libreboot build coreboot d510mo textmode 1mb'
* Create SeaBIOS/GRUB targets for D945GCLF CorebootAndrew Robbins2018-10-215-0/+6
| | | | | | | | | | | Due to the limited flash space on the board, SeaBIOS is currently the sole payload option when building 512KiB-sized ROMs. D945GCLF ROMs can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot d945gclf textmode 512kb seabios', or './libreboot build coreboot d945gclf textmode 16mb grub'
* Create 512KiB,16MiB Coreboot configs/targets for D945GCLFAndrew Robbins2018-10-213-0/+11
| | | | | | | | | | | | | | 512KiB flash is the default for this board. A 16MiB config is included for those looking to modify their board with a larger flash chip. Also, text mode is the only display mode available for this board; as such, inclusion of the textmode subtarget serves only to explicitly indicate the display mode when packaging ROMs upon release. D945GCLF Coreboot ROMs can be built with, e.g.: './libreboot build coreboot d945gclf textmode 512kb'
* Create SeaBIOS/GRUB targets for GA-G41M-ES2L CorebootAndrew Robbins2018-10-2012-0/+16
| | | | | | | GA-G41M-ES2L ROMs can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot ga-g41m-es2l corebootfb 1mb seabios'
* Create 1,16MiB Coreboot configs/targets for GA-G41M-ES2LAndrew Robbins2018-10-206-0/+22
| | | | | | | | 1MiB flash is the default for this board. A 16MiB config is included for those looking to modify their board with larger flash chips. GA-G41M-ES2L Coreboot ROMs can be built with, e.g.: './libreboot build coreboot ga-g41m-es2l textmode 1mb'
* Create GA-G41M-ES2L corebootfb/textmode Coreboot targetsAndrew Robbins2018-10-203-0/+6
| | | | | | | | | | | | | | | The corebootfb ROM will use Coreboot's framebuffer for display while the textmode ROM will use the legacy VGA text mode which is necessary for payloads such as Memtest86+. Options (and their values) changed in the new corebootfb config: #CONFIG_VGA_TEXT_FRAMEBUFFER is not set CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y CONFIG_LINEAR_FRAMEBUFFER=y GA-G41M-ES2L Coreboot ROMs can now be built with './libreboot build coreboot ga-g41m-es2l corebootfb' or './libreboot build coreboot ga-g41m-es2l textmode', respectively.
* Create SeaBIOS/GRUB targets for KCMA-D8 CorebootAndrew Robbins2018-10-206-0/+8
| | | | | | | KCMA-D8 ROMs can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot kcma-d8 textmode 2mb seabios'
* Create 2mb,16mb Coreboot configs/targets for KCMA-D8Andrew Robbins2018-10-204-0/+12
| | | | | | | | | | Text mode is the only display mode available for this board; as such, inclusion of the textmode subtarget serves only to explicitly indicate the display mode when packaging ROMs upon release. KCMA-D8 Coreboot ROMs can be built with, e.g.: './libreboot build coreboot kcma-d8 textmode 2mb'
* Create SeaBIOS/GRUB targets for KFSN4-DRE CorebootAndrew Robbins2018-10-2012-0/+16
| | | | | | | KFSN4-DRE ROMs can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot kfsn4-dre textmode 2mb seabios'
* Create 1,2mb Coreboot configs/targets for KFSN4-DREAndrew Robbins2018-10-206-0/+22
| | | | | | | | 1MiB flash is the default for this board but can be upgraded to 2MiB, thus the inclusion of the 2MiB config. KFSN4-DRE Coreboot ROMs can be built with, e.g.: './libreboot build coreboot kfsn4-dre textmode 2mb'
* Create KFSN4-DRE corebootfb/textmode Coreboot targetsAndrew Robbins2018-10-203-0/+6
| | | | | | | | | | | | | | | The corebootfb ROM will use Coreboot's framebuffer for display while the textmode ROM will use the legacy VGA text mode which is necessary for payloads such as Memtest86+. Options (and their values) changed in the new corebootfb config: #CONFIG_VGA_TEXT_FRAMEBUFFER is not set CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y CONFIG_LINEAR_FRAMEBUFFER=y KFSN4-DRE Coreboot ROMs can now be built with './libreboot build coreboot kfsn4-dre corebootfb' or './libreboot build coreboot kfsn4-dre textmode', respectively.
* Create SeaBIOS/GRUB targets for KGPE-D16 CorebootAndrew Robbins2018-10-206-0/+8
| | | | | | | KGPE-D16 ROMs can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot kgpe-d16 textmode 2mb seabios'
* Create 2mb,16mb Coreboot configs/targets for KGPE-D16Andrew Robbins2018-10-204-0/+12
| | | | | | | | | | | | Text mode is the only display mode available for this board; as such, inclusion of the textmode subtarget serves only to explicitly indicate the display mode when packaging ROMs upon release. The 16mb target is included as an example. KGPE-D16 Coreboot ROMs can be built with, e.g.: './libreboot build coreboot kgpe-d16 textmode 2mb'
* Create SeaBIOS/GRUB targets for Macbook2,1 CorebootAndrew Robbins2018-10-1812-0/+16
| | | | | | | Macbook2,1 ROM can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot macbook21 textmode 2mb seabios'
* Create 2mb,16mb Coreboot configs/targets for Macbook2,1Andrew Robbins2018-10-186-0/+22
| | | | | | | The 16mb target is included as an example. Macbook2,1 Coreboot ROMs can be built with, e.g.: './libreboot build coreboot macbook21 corebootfb 2mb'
* Create Macbook2,1 corebootfb/textmode Coreboot targetsAndrew Robbins2018-10-183-0/+6
| | | | | | | | | | | | | | | The corebootfb ROM will use Coreboot's framebuffer for display while the textmode ROM will use the legacy VGA text mode which is necessary for payloads such as Memtest86+. Options (and their values) changed in the new corebootfb config: #CONFIG_VGA_TEXT_FRAMEBUFFER is not set CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y CONFIG_LINEAR_FRAMEBUFFER=y Macbook2,1 Coreboot ROMs can now be built with './libreboot build coreboot macbook21 corebootfb' or './libreboot build coreboot macbook21 textmode', respectively.
* Create SeaBIOS/GRUB targets for T60 CorebootAndrew Robbins2018-10-1812-0/+16
| | | | | | | T60 ROM can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot t60 textmode 2mb seabios'
* Create 2mb,16mb Coreboot configs/targets for T60Andrew Robbins2018-10-186-0/+22
| | | | | | | The 16mb target is included as an example. T60 Coreboot ROMs can be built with, e.g.: './libreboot build coreboot t60 corebootfb 2mb'
* Create T60 corebootfb/textmode Coreboot targetsAndrew Robbins2018-10-183-0/+6
| | | | | | | | | | | | | | | The corebootfb ROM will use Coreboot's framebuffer for display while the textmode ROM will use the legacy VGA text mode which is necessary for payloads such as Memtest86+. Options (and their values) changed in the new corebootfb config: #CONFIG_VGA_TEXT_FRAMEBUFFER is not set CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y CONFIG_LINEAR_FRAMEBUFFER=y T60 Coreboot ROMs can now be built with './libreboot build coreboot t60 corebootfb' or './libreboot build coreboot t60 textmode', respectively.
* Create SeaBIOS/GRUB targets for X60 CorebootAndrew Robbins2018-10-1612-0/+16
| | | | | | | X60 ROM can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot x60 textmode 2mb seabios'
* Create 2mb,16mb Coreboot configs/targets for X60Andrew Robbins2018-10-166-0/+22
| | | | | | | | | | | These configurations will be read and supplied to make as command-line arguments and override those defined in the config at projects/coreboot/configs/x60/config The 16mb target is included as an example. X60 Coreboot ROMs can be built with, e.g.: './libreboot build coreboot x60 corebootfb 2mb'
* Create X60 corebootfb/textmode Coreboot targetsAndrew Robbins2018-10-163-0/+6
| | | | | | | | | | | | | | | The corebootfb ROM will use Coreboot's framebuffer for display while the textmode ROM will use the legacy VGA text mode which is necessary for payloads such as Memtest86+. Options (and their values) changed in the new corebootfb config: #CONFIG_VGA_TEXT_FRAMEBUFFER is not set CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y CONFIG_LINEAR_FRAMEBUFFER=y X60 Coreboot ROMs can now be built with './libreboot build coreboot x60 corebootfb' or './libreboot build coreboot x60 textmode', respectively.
* Test $variant_config_path and load config if non-nullAndrew Robbins2018-10-161-1/+3
| | | | | This avoids an error being printed about a non-existent path when building Coreboot for boards without variants.
* Remove obsolete x200_*mb Coreboot project targetsAndrew Robbins2018-10-167-1896/+0
|
* Create SeaBIOS/GRUB targets for X200 CorebootAndrew Robbins2018-10-1618-0/+24
| | | | | | | X200 can now be built with either SeaBIOS or GRUB as a default payload, e.g.: './libreboot build coreboot x200 textmode 16mb seabios'
* Create 4,8,16mb Coreboot configs/targets for X200Andrew Robbins2018-10-168-0/+42
| | | | | | | | | These configurations will be read and supplied to make as command-line arguments and override those defined in the config at projects/coreboot/configs/x200/config X200 Coreboot ROMs can be built with, e.g.: './libreboot build coreboot x200 corebootfb 8mb'
* Create X200 corebootfb/textmode Coreboot targetsAndrew Robbins2018-10-163-0/+6
| | | | | | | | | | | | | | The corebootfb ROM will use Coreboot's framebuffer for display while the textmode ROM will use the legacy VGA text mode which is necessary for payloads such as Memtest86+. Options (and their values) changed in the new corebootfb config: CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y CONFIG_LINEAR_FRAMEBUFFER=y X200 Coreboot ROMs can now be built with './libreboot build coreboot x200 corebootfb' or './libreboot build coreboot x200 textmode', respectively.
* Create x200 Coreboot targetAndrew Robbins2018-10-163-0/+632
| | | | | The 8mb X200 config from projects/coreboot/configs/x200_8mb/config is used as the base config for the x200 target.
* Create SeaBIOS/GRUB targets for T400 CorebootAndrew Robbins2018-10-1618-0/+24
| | | | | | | T400 (and variants) can now be built with either SeaBIOS or GRUB as default payloads, e.g.: './libreboot build coreboot t400 textmode 16mb seabios'
* Slim down to one base Coreboot config for T400Andrew Robbins2018-10-163-1262/+633
|
* Allow multiple config files when building CorebootAndrew Robbins2018-10-092-3/+16
| | | | | | | | | | | | | The base configuration for a given board can be overriden by config files (also named "config") placed into target-specific subdirectories. These additional configurations are read and passed to make as arguments, overriding their counterparts in the base config file; consquently, commented lines should not be added to these configs. R400/T400/T500/W500 ROMs may now be built for 4/8/16mb flash chip sizes.
* Create 4,8,16mb Coreboot configs/targets for T400Andrew Robbins2018-10-088-0/+42
| | | | | | | | | | | | | These configurations are intended to be read and supplied to make as command-line arguments and override those defined in the config at projects/coreboot/configs/{corebootfb,textmode}/config For now, these configs do nothing--subsequent commits will add this overriding functionality. T400 Coreboot ROMs can be built with './libreboot build coreboot t400 corebootfb 8mb', for example, though the last argument specifying flash chip size does nothing currently.
generated by cgit v1.2.3-70-g09d2 (git 2.47.1) at 2024-12-24 16:29:48 +0000