aboutsummaryrefslogtreecommitdiff
path: root/projects/coreboot
diff options
context:
space:
mode:
authorAndrew Robbins <contact@andrewrobbins.info>2018-10-21 20:10:26 -0400
committerAndrew Robbins <contact@andrewrobbins.info>2018-10-21 20:23:09 -0400
commitf2f5994884bf5f9f458a2ae382d7b3dbb2b262a1 (patch)
treef38523971c0d3a69597991829f7e2526235eef98 /projects/coreboot
parentfe042dac65a0fa1fe7ff7c10630dbd43d36c6e49 (diff)
downloadlibrebootfr-f2f5994884bf5f9f458a2ae382d7b3dbb2b262a1.tar.gz
librebootfr-f2f5994884bf5f9f458a2ae382d7b3dbb2b262a1.zip
Create 512KiB,16MiB Coreboot configs/targets for D945GCLF
512KiB flash is the default for this board. A 16MiB config is included for those looking to modify their board with a larger flash chip. Also, text mode is the only display mode available for this board; as such, inclusion of the textmode subtarget serves only to explicitly indicate the display mode when packaging ROMs upon release. D945GCLF Coreboot ROMs can be built with, e.g.: './libreboot build coreboot d945gclf textmode 512kb'
Diffstat (limited to 'projects/coreboot')
-rw-r--r--projects/coreboot/configs/d945gclf/textmode/16mb/config5
-rw-r--r--projects/coreboot/configs/d945gclf/textmode/512kb/config4
-rw-r--r--projects/coreboot/configs/d945gclf/textmode/targets2
3 files changed, 11 insertions, 0 deletions
diff --git a/projects/coreboot/configs/d945gclf/textmode/16mb/config b/projects/coreboot/configs/d945gclf/textmode/16mb/config
new file mode 100644
index 00000000..5b374b0d
--- /dev/null
+++ b/projects/coreboot/configs/d945gclf/textmode/16mb/config
@@ -0,0 +1,5 @@
+CONFIG_CBFS_SIZE=0x1000000
+CONFIG_COREBOOT_ROMSIZE_KB_512=n
+CONFIG_COREBOOT_ROMSIZE_KB_16384=y
+CONFIG_COREBOOT_ROMSIZE_KB=16384
+CONFIG_ROM_SIZE=0x1000000
diff --git a/projects/coreboot/configs/d945gclf/textmode/512kb/config b/projects/coreboot/configs/d945gclf/textmode/512kb/config
new file mode 100644
index 00000000..35587f34
--- /dev/null
+++ b/projects/coreboot/configs/d945gclf/textmode/512kb/config
@@ -0,0 +1,4 @@
+CONFIG_CBFS_SIZE=0x80000
+CONFIG_COREBOOT_ROMSIZE_KB_512=y
+CONFIG_COREBOOT_ROMSIZE_KB=512
+CONFIG_ROM_SIZE=0x80000
diff --git a/projects/coreboot/configs/d945gclf/textmode/targets b/projects/coreboot/configs/d945gclf/textmode/targets
new file mode 100644
index 00000000..c01fccf5
--- /dev/null
+++ b/projects/coreboot/configs/d945gclf/textmode/targets
@@ -0,0 +1,2 @@
+16mb
+512kb