aboutsummaryrefslogtreecommitdiff
path: root/resources/libreboot/patch/0011-northbridge-gm45-raminit.c-enable-GS45-high-performa.patch
diff options
context:
space:
mode:
authorFrancis Rowe <info@gluglug.org.uk>2015-08-04 23:39:33 +0100
committerFrancis Rowe <info@gluglug.org.uk>2015-08-04 23:49:50 +0100
commitc136b69b4cc1e65b5aea333a727555e0a4ff2bab (patch)
tree1310b9c0f238f2a5bd3606afde5e253a79ed874e /resources/libreboot/patch/0011-northbridge-gm45-raminit.c-enable-GS45-high-performa.patch
parent39354fba57f35c6f5a226deea7d71c4800a23676 (diff)
downloadlibrebootfr-c136b69b4cc1e65b5aea333a727555e0a4ff2bab.tar.gz
librebootfr-c136b69b4cc1e65b5aea333a727555e0a4ff2bab.zip
Update coreboot to the latest as of 4 August 2015
Diffstat (limited to 'resources/libreboot/patch/0011-northbridge-gm45-raminit.c-enable-GS45-high-performa.patch')
-rw-r--r--resources/libreboot/patch/0011-northbridge-gm45-raminit.c-enable-GS45-high-performa.patch49
1 files changed, 0 insertions, 49 deletions
diff --git a/resources/libreboot/patch/0011-northbridge-gm45-raminit.c-enable-GS45-high-performa.patch b/resources/libreboot/patch/0011-northbridge-gm45-raminit.c-enable-GS45-high-performa.patch
deleted file mode 100644
index d41363f3..00000000
--- a/resources/libreboot/patch/0011-northbridge-gm45-raminit.c-enable-GS45-high-performa.patch
+++ /dev/null
@@ -1,49 +0,0 @@
-From 3b67763d6029ce954cea0dbc02ff6814b7c02478 Mon Sep 17 00:00:00 2001
-From: Steve Shenton <sgsit@libreboot.org>
-Date: Fri, 12 Dec 2014 12:42:01 +0000
-Subject: [PATCH 11/17] northbridge/gm45/raminit.c: enable GS45
- high-performance mode
-
-The datasheets for GS45 describe a high- and low-performance mode
-for different CPUs. Coreboot currently disables GS45 altogether,
-but forcing coreboot to treat high-performance GS45 as GM45 makes
-the X200S and X200 Tablet boot if it has the right CPU type.
-
-Hardcode-enable GS45 high-performance mode in coreboot, passing it
-off as GM45. This is known to work with all CPUs except the SU
-(low performance) models.
-
-Change-Id: I57032bb6e1ebdaf4e2aa09548e73d253afb9b078
-Signed-off-by: Steve Shenton <sgsit@libreboot.org>
-Signed-off-by: Francis Rowe <info@gluglug.org.uk>
----
- src/northbridge/intel/gm45/raminit.c | 6 +++---
- 1 file changed, 3 insertions(+), 3 deletions(-)
-
-diff --git a/src/northbridge/intel/gm45/raminit.c b/src/northbridge/intel/gm45/raminit.c
-index 9c4fecd..9f5aa06 100644
---- a/src/northbridge/intel/gm45/raminit.c
-+++ b/src/northbridge/intel/gm45/raminit.c
-@@ -108,8 +108,8 @@ void get_gmch_info(sysinfo_t *sysinfo)
- printk(BIOS_SPEW, "GMCH: GS40\n");
- break;
- case GMCH_GS45:
-- printk(BIOS_SPEW, "GMCH: GS45, using low power mode by default\n");
-- sysinfo->gs45_low_power_mode = 1;
-+ printk(BIOS_SPEW, "GMCH: GS45, using high performance mode by default\n");
-+ sysinfo->gs45_low_power_mode = 0;
- break;
- case GMCH_PM45:
- printk(BIOS_SPEW, "GMCH: PM45\n");
-@@ -1692,7 +1692,7 @@ void raminit(sysinfo_t *const sysinfo, const int s3resume)
- {
- const dimminfo_t *const dimms = sysinfo->dimms;
- const timings_t *const timings = &sysinfo->selected_timings;
-- const int sff = sysinfo->gfx_type == GMCH_GS45;
-+ const int sff = (sysinfo->gfx_type == GMCH_GS45) && (sysinfo->gs45_low_power_mode == 1);
-
- int ch;
- u8 reg8;
---
-1.9.1
-