diff options
author | Francis Rowe <info@gluglug.org.uk> | 2015-02-11 05:49:08 +0000 |
---|---|---|
committer | Francis Rowe <info@gluglug.org.uk> | 2015-02-11 05:49:08 +0000 |
commit | 3b93b0ffd99d0f4e85067da28b62e118a16e35c6 (patch) | |
tree | 2b779d240038d88e1b4b9be99919d13f971e3be3 | |
parent | 6ce40ce6a0e7aeaa26ded09ac8084362723b869b (diff) | |
download | librebootfr-3b93b0ffd99d0f4e85067da28b62e118a16e35c6.tar.gz librebootfr-3b93b0ffd99d0f4e85067da28b62e118a16e35c6.zip |
docs/install/x200_external: Mention GPIO33 non-descriptor mode
-rw-r--r-- | docs/install/x200_external.html | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/docs/install/x200_external.html b/docs/install/x200_external.html index d4f1a912..e0f21796 100644 --- a/docs/install/x200_external.html +++ b/docs/install/x200_external.html @@ -111,6 +111,9 @@ chip on those pins? Check the list of SOIC-8 flash chips at <a href="../hcl/gm45_remove_me.html#flashchips">../hcl/gm45_remove_me.html#flashchips</a> but do note that these are only 4MiB (32Mb) chips. The only X200 SPI chips with 8MiB capacity are SOIC-16. For 8MiB capacity in this case, the X201 SOIC-8 flash chip (Macronix 25L6445E) might work. + <br/> + Another possible solution: ground GPIO33 and boot up in non-descriptor mode. This might make software flashing possible, if + it's possible to circumvent any flashing protections that might exist. </p> <h2> |